YC is wrong about LLMs for chip design