Faulty instructions in C910 RISC-V CPUs