When LLVM scalable vector meets RISC-V: RVVBitsPerBlock

Scheduling Model in LLVM

Legalizations in LLVM Backend