RISC-V based Milk-V board with 64 cores at 2 GHz and 128 GB RAM

Related Stories

Core RISC-V supercluster on a single M.2 [video]

Ubuntu 25.10 Raises RISC-V Profile Requirements

Porting OpenBSD to RISC-V ISA (2020)

Messing around with V as a Go developer (blog btw)

How Republican E.V. Cuts Could Put U.S. Carmakers Behind China

Practicing Linux Syscalls with Rust and x86_64 Assembly

Code Ages like Milk

Open Source and FPGA Maker Board for Networking

Commodore 64 Ultimate

Is Gemini 2.5 good at bounding boxes?

Built a full-stack Kanban board app with React, Redux, and Node — open to feedback or ideas

ROS 2 and Rust

Serial SPI RAM Emulation on Raspberry Pi Pico RP2040 MCU

Development of a transputer ISA board

McDonald's AI hiring chatbot exposed data of 64 million applicants with "123456" password

Japan breaks world internet speed records with 1.02 million GB per second data transfer over 1,118 miles

BYD Seal 06 DM-i Variant: 2,000 Kilometer Range at USD15,340

A new study values food wasted by US vacation renters at $2 billion each year

I'm more proud of these 128 kilobytes than anything I've built since

Making Pong with zig + raylib: Parts 2 & 3 now up

A study of 320 million records shows extreme heat cuts milk yields by up to 10 percent, with lasting effects. Even with modern cooling, losses remain

Java Threads, Part 2: Concurrency Control and Thread Safety

Github actions to support trunk based development with non-blocking reviews

Simulating Real-World Production Workloads with the Rust-Based “latte” Benchmarking Tool

Your Prize for Saving Time at Work with AI: More Work

Deno 2.4

Show HN: Vibe Kanban – Kanban board to manage your AI coding agents

CORS, SameSite and CSRF: The 3 Dimensions of Cookie based Authentication

🛠️caelum-sys: a plugin-based Python library for running system commands with plain language

Fail Faster: Staging and Fast Randomness for High-Performance Property-Based Testing